


ABOUT THE PRESENTE Leo Lambert Vice President & Technical Director, EPTAC



Addressing the Issues Around Solder Joint Voids in Surface Mount Products



ABOUT THE PRESENTER

Leo Lambert

Vice President & Technical

Director, EPTAC



Types of voids

- Macrovoids
- Planar Microvoids
- Shrinkage Voids
- Micro-Via Voids
- IMC Microvoids
- Pinhole Microvoids



ABOUT THE PRESENTER

Leo Lambert

Vice President & Technical

Director, EPTAC



The Genesis

• Interest in voids happened with the introduction of lead free solder and BGA component assembly




ABOUT THE PRESENTEI Leo Lambert Vice President & Technical Director, EPTAC



Macrovoids

- Can be found anywhere in the solder joint
- Not unique to any particular solder metallurgy
- Created by the escape of the volatile compounds from the flux and flux chemistries



Leo Lambert Vice President & Technical Director, EPTAC

eptac Webinarseries

BGA Process Voids




Figure 1. Examples of Process Macrovoids in BGA Solder Joints



ABOUT THE PRESENTER

Leo Lambert

Vice President & Technical

Director, EPTAC



Voids in Solder Joints, by Raiyo F, Aspandiar, Intel Corp

Concludes:

"There is general consensus
within the industry that
Macrovoids do not affect solder
joint reliability."



Leo Lambert Vice President & Technical Director, EPTAC



 Small voids that occur just above the IMC layer at the PCB pad solder interface




Figure 5: A Cross-sectional View of Planar Microvoids in a BGA Solder Joint



Leo Lambert Vice President & Technical Director, EPTAC






Figure 8: A cross-section photograph of a BGA Solder Joint

Planar Microvoids have been seen to affect solder joint reliability for BGAs, especially if they occur in sufficient density on soldermask defined lands.



Leo Lambert
Vice President & Technical
Director, EPTAC






Figure 3. Top views of microvoids located in a plane at the PCB land surface after SMT assembly and solder ball removal. Partially MD-metal-defined (L) and SMD-solder mask defined (R) PCB lands. Microvoids tend to appear more frequently near soldermask edges.




Figure 4. CPU socket SLI joint after thermo-mechanical testing showing a 100% fracture propagating along a plane of microvoids.

Planar Microvoiding In Lead-Free Second-Level Interconnect Solder Joints, by Muffadal Mukadam, Normand Armendariz, Raiyo Aspandiar, Mike Witkowski, Victor Alvarez, Andrew Tong, Betty Phillips and Gary Long



Leo Lambert Vice President & Technical Director, EPTAC



• According to Coyle, he states: "... conclusion of the investigation is that process voiding can reduce the interconnect fatigue reliability but that void location, not void size or volume fraction, has the greatest influence on fatigue life"



Leo Lambert Vice President & Technical Director, EPTAC



Put the Macro Void to Rest

Based upon a research of papers on the voiding subject of BGA Voids,

The location of the void relative to the solder joint failure crack path had a much larger impact than the presence of the void alone

[&]quot;The Last Will and Testament of the BGA Void, by Dave Hillman, Dave Adams, Tim Pearson, Brad Williams, Britany Petrick, Ross Wilcoxon



Leo Lambert Vice President & Technical Director, EPTAC



Shrinkage Voids

These are also called sink holes and hot tears




Figure 9. Shrinkage Voids in BGA Solder Joints.



Leo Lambert Vice President & Technical Director, EPTAC



Micro-Via Voids

Caused by the micro-vias within the pads



Figure 12. Micro-via Voids.








Figure 14. Cracks in a Micro-via Void-containing corner solder joint of a BGA package (Left) and no crack in the adjacent solder joint (Right), which contains a Micro-via Void.



ABOUT THE PRESENTE

Leo Lambert

Vice President & Technical

Director, EPTAC



IMC Voids

Also called Kirkendall Voids




Figure 15: Kirdendall IMC Microvoids at the IMC-Cu Pad interface³⁰.



Leo Lambert Vice President & Technical Director, EPTAC



Pinhole Microvoids




Figure 18: SEM Photographs at different magnifications of the same PCB BGA Land containing pinholes³⁵.



Leo Lambert Vice President & Technical Director, EPTAC



· Voids beneath the component found by X-ray inspection




Image 10: X-ray image of a QFN reflowed onto a flexible circuit showing open edge joints (as seen by the shape of, and less material in, the joint - see arrows and compare




Figure 3. QFN Floating and QFN Stabilized with Solder Paste Reduction

COMMON PROCESS DEFECT IDENTIFICATION OF QFN PACKAGES USING OPTICAL AND X-RAY INSPECTION by David Bernard and Bob Willis


OVERCOMING THE CHALLENGES OF THE QFN Package by Karl Seelig and Kevin Pigeon of AIM



Leo Lambert Vice President & Technical Director, EPTAC



- To reduce the amount of solder different aperture need to be designed
- Use of the window pane helps the distribution of solder



Window Pane Reduction Design


OVERCOMING THE CHALLENGES OF THE QFN Package by Karl Seelig and Kevin Pigeon of AIM



Leo Lambert Vice President & Technical Director, EPTAC



Vias are the issue in this photo





ABOUT THE PRESENTE

Leo Lambert

Vice President & Technical

Director, EPTAC



- Reduce the aperture in the stencil to allow the escape of the solder paste volatiles.
- Design the product with Vias in pad to reduce the outgassing



Leo Lambert
Vice President & Technical
Director, EPTAC



References

- 1. Voids in Solder Joints, by Raiyo F, Aspandiar, Intel Corp
- 2. BGA Solder Void Correlation To Via-in-pad, Via Fill, Surface Finish, And Lead-free Solder –A Preliminary Review, Part Three; by Chrys Shea, Rahul Raut and Lou Picchione
- 3. Overcoming The Challenges Of The QFN Package, by Karl Seelig and Kevin Pigeon
- 4. Common Process defect Identification of QFN Packages Using Optical and X-Ray Inspection, by David Bernard and Bob Willis
- 5. Planar Microvoiding In Lead-Free Second-Level Interconnect Solder Joints, by Muffadal Mukadam, Norman Armendariz, Raiyo Aspandiar, Mike Witkowski, Victor Alvarez, Andrew Tong, Betty Phillips and Gary Long
- 6. The Influence of Solder Void Location on BGA Thermal Fatigue Life, by Richard Coyle, Heather McCormick Peter Read, Richard Popowich and John Osenbach
- 7. The Last Will and Testament of the BGA Void, by Dave Hillman, Dave Adams, Tim Pearson, Brad Williams, Britany Petrick, Ross Wilcoxon



ABOUT THE PRESENTER Leo Lambert Vice President & Technical Director, EPTAC



Thank You



ABOUT THE PRESENTE

Leo Lambert

Vice President & Technical

Director, EPTAC



Further Information

For questions regarding this webinar, please contact Leo Lambert at leo@eptac.com

For information on any of EPTAC's or IPC's Certification Courses, please visit our website at http://www.eptac.com